Espressif Systems /ESP32-P4 /H264_DMA /OUT_INT_ENA_CH0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OUT_INT_ENA_CH0

31282724232019161512118743000000000000000000000000000000000000000000 (OUT_DONE_CH0_INT_ENA)OUT_DONE_CH0_INT_ENA0 (OUT_EOF_CH0_INT_ENA)OUT_EOF_CH0_INT_ENA0 (OUT_DSCR_ERR_CH0_INT_ENA)OUT_DSCR_ERR_CH0_INT_ENA0 (OUT_TOTAL_EOF_CH0_INT_ENA)OUT_TOTAL_EOF_CH0_INT_ENA0 (OUTFIFO_OVF_L1_CH0_INT_ENA)OUTFIFO_OVF_L1_CH0_INT_ENA0 (OUTFIFO_UDF_L1_CH0_INT_ENA)OUTFIFO_UDF_L1_CH0_INT_ENA0 (OUTFIFO_OVF_L2_CH0_INT_ENA)OUTFIFO_OVF_L2_CH0_INT_ENA0 (OUTFIFO_UDF_L2_CH0_INT_ENA)OUTFIFO_UDF_L2_CH0_INT_ENA0 (OUT_DSCR_TASK_OVF_CH0_INT_ENA)OUT_DSCR_TASK_OVF_CH0_INT_ENA

Description

TX CH0 interrupt ena register

Fields

OUT_DONE_CH0_INT_ENA

The interrupt enable bit for the OUT_DONE_CH_INT interrupt.

OUT_EOF_CH0_INT_ENA

The interrupt enable bit for the OUT_EOF_CH_INT interrupt.

OUT_DSCR_ERR_CH0_INT_ENA

The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.

OUT_TOTAL_EOF_CH0_INT_ENA

The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.

OUTFIFO_OVF_L1_CH0_INT_ENA

The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.

OUTFIFO_UDF_L1_CH0_INT_ENA

The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.

OUTFIFO_OVF_L2_CH0_INT_ENA

The interrupt enable bit for the OUTFIFO_OVF_L2_CH_INT interrupt.

OUTFIFO_UDF_L2_CH0_INT_ENA

The interrupt enable bit for the OUTFIFO_UDF_L2_CH_INT interrupt.

OUT_DSCR_TASK_OVF_CH0_INT_ENA

The interrupt enable bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt.

Links

() ()